Xilinx Announces Immediate Availability Of Two Additional Virtex-4 Devices
Company continues fast ramp of 90-nm Virtex-4 FPGAs with total of three family members now shipping
SAN JOSE, Calif., October 28, 2004 – Xilinx Inc. (NASDAQ: XLNX) today announced the immediate availability of two more Virtex-4 devices from the world's first multi-platform FPGA family. The Virtex-4 LX60 is the second device from the logic-optimized LX platform, and the SX35 is the first device from the DSP-optimized SX platform. Today's announcement represents the company's commitment to bringing product to market on schedule and satisfying customer demand. Together with the Virtex-4 LX25, shipping since June of this year, three devices of this revolutionary family of FPGAs are now available.
The Virtex-4 LX60 device provides 59,904 logic cells and 2,880 Kb of Block RAM making it the world’s highest density logic device at the advanced 90nm-process node. This logic density is complemented by the device’s unique combination of industry-leading performance and power consumption levels as little as half that of competing devices.
The Virtex-4 SX35 device includes 192 XtremeDSP slices each delivering 18x18 bit multiply and 48-bit accumulate (MAC) operations with up to 500 MHz performance. Because Virtex-4 SX devices feature a high DSP slice-to-logic ratio, designers can achieve up to 10x better DSP performance/price ratio over any FPGA currently in production, making Virtex-4 SX the ideal co-processor for programmable DSPs in real-time signal processing systems.
In addition to providing high DSP performance, the Virtex-4 SX XtremeDSP slices employ a unique “micropower” architecture which reduces power consumption to a mere 23µW/MHz (typical) per slice. For example, 50 GMACC/s for less than 1.2 watts of power, making it the lowest power FPGA for signal processing applications in the industry.
About Xilinx Virtex-4 Platform FPGAs
Enabled by the revolutionary ASMBL (Advanced Silicon Modular Block) architecture, Virtex-4 FPGAs deliver more options than any other FPGA family available today. With more than 100 technical innovations, the Virtex-4 family consists of 17 devices and three domain-optimized platforms: Virtex-4 LX FPGAs for logic-intensive designs, Virtex-4 SX FPGAs for high-performance signal processing, and Virtex-4 FX FPGAs for high-speed serial connectivity and embedded processing. A multi-platform approach makes it possible for customers to select the optimal mix of resources for their application to achieve the highest functionality and performance at the lowest cost.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Announces Immediate Availability of Virtex-4 FX Based Development Platform
- Xilinx Reaffirms Commitment To Automotive Market With Introduction Of Spartan-3E And Virtex-4 XA Devices
- Tensilica Adds Support for High-Speed, Hardware-Based Processor Simulations Using Avnet’s Xilinx Virtex-4 LX200 Development Kit
- Xilinx Expands Reach in Aerospace and Defense Market with Virtex-4 QPro Product Family
- PLDA's XpressFX Prototyping Platform, Based on the Xilinx Virtex-4 FX FPGA, Achieves Record Sales
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |