Latest Data Shows Xilinx Virtex-4 FPGAs Consume Less Than 1/10th The Power Of Competing FPGAs
SAN JOSE, Calif., January 19, 2005 - Xilinx, Inc. (NASDAQ: XLNX), the world's leading supplier of programmable logic solutions, today unveiled new data based on characterization of thousands of devices that reveals the substantial low power advantages of the Virtex-4 multi-platform FPGA family. Virtex-4 devices consume up to 94 percent lower in-rush power at start up, and up to 78 percent lower static power consumption, as compared to any competing 90nm FPGA. This significant power reduction is achieved through unique power-saving configuration circuitry and the use of 90nm triple-oxide technology. The power consumption advantages inherent to Virtex-4 FPGAs reduce system power supply and cooling loads, improving long-term system reliability and lowering total system costs. Designers can benefit from this power reduction while still achieving the highest levels of performance in the industry.
"Based on customer feedback, we carefully designed the Virtex-4 family to provide a significant power reduction over traditional 90nm devices. Today, we're rolling out the devices at a brisk pace, with five Virtex-4 family members shipping in less than two quarters of introduction," said Erich Goetting, vice president and general manager of the Advanced Products Division. "Our customers are now reaping the low-power benefits of this new family while still exploiting it's leading-edge performance and advanced feature set."
Virtex-4 Power Data Available Now
The latest power data for Virtex-4 devices is available in the Virtex-4 data sheet, located at: http://direct.xilinx.com/bvdocs/publications/ds302.pdf
About Xilinx Virtex-4 Platform FPGAs
Enabled by the revolutionary ASMBL (Advanced Silicon Modular Block) architecture and advanced 90nm triple-oxide technology, Virtex-4 FPGAs deliver more options, higher performance and lower power than any other FPGA family available today. With more than 100 technical innovations, the Virtex-4 family consists of 17 devices and three domain-optimized platforms; Virtex-4 LX FPGAs optimized for logic-intensive designs, Virtex-4 SX FPGAs optimized for high-performance signal processing, and Virtex-4 FX FPGAs optimized for high-speed serial connectivity and embedded processing. A multi-platform approach makes it possible for customers to select the optimal mix of resources for their application to achieve the highest functionality and breakthrough performance at the lowest cost. Devices are shipping now. For more information on the Virtex-4 product family, visit www.xilinx.com/virtex4.
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Demonstrates 1 To 5 Watts Lower Power Per FPGA In Virtex-4 Family Compared To Competing FPGAs
- Panasonic Chooses Xilinx Virtex-4 And Spartan-3 FPGAs For Professional Broadcast High Definition Camera-Recorder
- NEC Chooses Xilinx Virtex-4 FPGAs For GBPS WDM Optical Communications Systems
- Xilinx Virtex-4 FPGAs Provide Critical DSP Functionality In General Dynamics JTRS Radios
- Green Hills Software Announces DSO Solution for Xilinx Virtex-4 Platform FPGAs
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |