English
Brian Bailey joins Poseidon Design Systems technical advisory board
ATLANTA, GA — February 1, 2005 — Poseidon Design Systems, Inc. today announced that EDA (Electronic Design Automation) and ESL (Electronic System Level) industry luminary Brian Bailey has joined the company as a member of Technical Advisory Board. Mr. Bailey will provide guidance for Poseidon’s high-level simulation, optimization, and acceleration tools for processor-based platforms.
Mr. Bailey has over 20 years of EDA industry experience. Presently he is an independent consultant. Prior to this position, he was Chief Technologist at Mentor Graphics, where he has been responsible for RTL simulation, mixed signal simulation, emulation, and hardware/ software co-simulation. Mr. Bailey is also considered an industry expert and a visionary in ESL technology. He is a renowned public speaker having presented countless tutorials and seminars around the world, is a popular invited speaker at many events including keynote speeches on a number of occasions. He has appeared on, and moderated panels at all of the major conferences for EDA industry.
"I have been working in the area of high level verification and ESL for the last twenty years, and I was attracted to Poseidon based on their complimentary technology," said Mr. Bailey. "Having had the chance to understand Poseidon Tuner and Builder in more depth, I am convinced these solutions are paramount for reducing power consumption, reducing design cycle, and the cost of hardware/software partitioning."
“Bringing Brian on Technical Advisory Board is representative of the long-term investment Poseidon is making in the area of ESL and processor-based high level verification, “ said Ravi Janak president and CEO of Poseidon Design Systems. “
“Brian will utilize his ESL expertise and his proven track record, to help Poseidon with the strategic positioning of advanced system-level design products, review current and future product development, offering insight into technology trends and potential research collaborations.” he added
Bailey holds two patents in the area of functional verification and has more pending. He holds a 1st class honors degree in Electrical and Electronic Engineering from Brunel University in England.
About Poseidon Design Systems
Poseidon Design Systems is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India, founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. Visit Poseidon Design Systems at www.poseidon-systems.com
# # #
Mr. Bailey has over 20 years of EDA industry experience. Presently he is an independent consultant. Prior to this position, he was Chief Technologist at Mentor Graphics, where he has been responsible for RTL simulation, mixed signal simulation, emulation, and hardware/ software co-simulation. Mr. Bailey is also considered an industry expert and a visionary in ESL technology. He is a renowned public speaker having presented countless tutorials and seminars around the world, is a popular invited speaker at many events including keynote speeches on a number of occasions. He has appeared on, and moderated panels at all of the major conferences for EDA industry.
"I have been working in the area of high level verification and ESL for the last twenty years, and I was attracted to Poseidon based on their complimentary technology," said Mr. Bailey. "Having had the chance to understand Poseidon Tuner and Builder in more depth, I am convinced these solutions are paramount for reducing power consumption, reducing design cycle, and the cost of hardware/software partitioning."
“Bringing Brian on Technical Advisory Board is representative of the long-term investment Poseidon is making in the area of ESL and processor-based high level verification, “ said Ravi Janak president and CEO of Poseidon Design Systems. “
“Brian will utilize his ESL expertise and his proven track record, to help Poseidon with the strategic positioning of advanced system-level design products, review current and future product development, offering insight into technology trends and potential research collaborations.” he added
Bailey holds two patents in the area of functional verification and has more pending. He holds a 1st class honors degree in Electrical and Electronic Engineering from Brunel University in England.
About Poseidon Design Systems
Poseidon Design Systems is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India, founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. Visit Poseidon Design Systems at www.poseidon-systems.com
# # #
|
||||||
Related News
- Pravin Desale Joins Ingot Systems Technical Advisory Board
- Axiomise Names Two Executives to Newly Formed Technical Advisory Board
- Computing Hardware Expert Georgios Konstadinidis Joins proteanTecs Advisory Board
- Industry Veterans Cathal Phelan, John Kent, and Michael Reiha Join Silvaco Technical Advisory Board
- eSilicon Technical Advisory Board Members Win Facebook Research Award
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
E-mail This Article | 
|
|
Printer-Friendly Page |