PCIe 6.x / PCIe5.x / PCIe4.x / PCIe3.x / PCIe2.x / PCIe1.x Controller
Cisco selects nSys for its PCI Express Interface verification
Newark, Calif., March 24 2005. nSys Design Systems Pvt. Ltd. a rapidly emerging leader for Verification IPs, today announced that Cisco Systems has signed an agreement to license nSys PCI Express nVS verification tools for use in its chip design efforts. Cisco engineers across multiple projects are now using PCI Express nVS product to verify the correct operation of the PCI Express interface in their chip designs. The tool helps Cisco engineers catch potential bugs during pre-silicon verification.
The PCI Express architecture is a fast emerging as the serial interconnect technology of future that provides high-bandwidth, low pin-count implementations for optimized performance.
“The nVS for PCI Express from nSys has rich set of features that are required not only for verifying compliance to standards but also for testing that the PCI Express core is integrated properly with the rest of the SoC. With PCI Express nVS, nSys is providing Cisco with a complete verification solution integrated to work with their verification environments across multiple business units.” said nSys Director Atul Bhatia.
About PCI Express nVS:
The nVS (nSys Verification Suite) from nSys is the most widely accepted and proven Verification IP for PCI Express available in native Verilog and VHDL.
The nVS is a complete verification suite consisting of Bus Function Model (BFM), Monitor/Checker & Test Suites for functional verification of PCI Express components. The nVS allows design and verification engineers to quickly & extensively test the entire functionality of their PCI Express compliant devices. Availability of Test Suites enables the designer to focus on features unique to his design. The nVS leverages advanced verification techniques in creating a versatile testbench environment.
Key features:
- Ready-to-test in less than an hour
- Support for: Endpoints, RC/ Switch, Bridges
- Support for all Link widths from x1 to x32
- Send completely automated/user configured packets in any of the three layers
- Inject/detect errors in all the 3 layers
- Test Suites: Random, Compliance, Error, Directed Tests
- Consistent interface across the nVS family
About nSys:
nSys provides flexible solutions to reduce time-to-market for its customers by addressing their verification needs for SoC development. By leveraging its vast experience in standards-based product development, the nSys team creates verification solutions that solve the most challenging functional verification problems in the world. The nSys solutions are in the form of Verification IPs backed by services.
For more information, please visit nSys at www.nsysinc.com or contact nSys directly at: 510 217-5917.
*PCI Express is a trademark of PCI-SIG. Other names and brands may be claimed as the property of others.
|
||||||
Related News
- nSys Announces Functional Coverage Test Suites for Upcoming PCI Express 3.0 Specification
- JMicron relies upon nSys again for PCI Express Gen2 Verification IP
- ChipX selects nSys Verification Suite (nVS) for PCI Express Verification
- Tehuti Networks selects nSys Verification Suite (nVS) for PCI Express Verification
- AGEIA Technologies, Inc selects nSys Verification Suite (nVS) for PCI Express Verification
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |









