40G UCIe PHY for organic substrate standard packages
3.3V general purpose I/O for 28nm CMOS
DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
1 to 64 Gbps PCI-Express (PCIe) 6.0 and CXL 3.0 PHY
Imagination Announces E-Series: A New Era of On-Device AI and Graphics
Movellus Debuts Industry-First On-Die Power Delivery Network Analyzer
Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
How to design secure SoCs, Part II: Key Management
MIPI in FPGAs for mobile-influenced devices
Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
Silicon Creations Presents Architectures and IP for SoC Clocking
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Connected AI is More Than the Sum of its Parts
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
