English
MIPI C-PHY/D-PHY Combo CSI-2 TX+ IP 3.5Gsps/2.5Gbps in STM 28FDSOI
You are here:
I3C Host Controller v1.2
The MIPI I3C interface is an evolutionary standard that improves upon the features of I2C, while maintaining backward compatibility. This standard offers a flexible multi-drop interface between the host processor and peripheral sensors to support the growing usage of sensors in embedded systems.
The main purpose of MIPI I3C is threefold:
* To standardize sensor communication
* Reduce the number of physical pins used in sensor system integration and
* Support low-power, high-speed and other critical features that are currently covered by I2C and SPI.
The main purpose of MIPI I3C is threefold:
* To standardize sensor communication
* Reduce the number of physical pins used in sensor system integration and
* Support low-power, high-speed and other critical features that are currently covered by I2C and SPI.
View I3C Host Controller v1.2 full description to...
- see the entire I3C Host Controller v1.2 datasheet
- get in contact with I3C Host Controller v1.2 Supplier
Block Diagram of the I3C Host Controller v1.2 IP Core
