Low noise PLL operating at up to 3.25GHz (40nm TSMC)

PSI3GLP_T4 is a low jitter PLL operating from 2GHz to 3.3GHz continuously, and with the output divider it can cover 1/2 and 1/4 speed. PSI3GLP_T4 can be used for a wide range of applications in SERDES transceivers such as XAUI, RXAUI, SGMII, HRIF, SFI, SATA, SAS, FC. It can also be used in many other applications for clock generation.

• see the entire Low noise PLL operating at up to 3.25GHz (40nm TSMC) datasheet
• get in contact with Low noise PLL operating at up to 3.25GHz (40nm TSMC) Supplier