Browse >>
New Silicon IP
-
I3C Host Controller v1.2
- Compliant with MIPI I3C Specification v1.2
- Compliant with MIPI I3C HCI Specification v1.1
- Supports up to 12.5 MHz operation using Push-Pull
-
AV1/HEVC/AVC/VP9 Video Decoder HW IP 8K30fps@500MHz
- High-quality encoding
- Improved bandwidth efficiency
- Low delay encoding
-
MIPI C-PHY v2.0 D-PHY v2.1 RX for TSMC N6
- Compliant with the MIPI D-PHY specification, v2.1
- 4 Lanes in D-PHY mode up to 6.5Gb/s per lane
- Compliant with the MIPI C-PHY specification, v2.0
-
Safety Enhanced General Purpose Neural Processing Unit (NPU)
- Hybrid Von Neuman + 2D SIMD matrix architecture
- 64b Instruction word, single instruction issue per clock
- 7-stage, in-order pipeline
-
Logic based Hardware Root-of-Trust - Physical Unclonable Function (PUF)
- Secure provisioning
- Secured identities
- High entropy seeds
-
On-Die PDN Analyzer for Transistor-Level Visibility and Telemetry
- Transistor-level PDN visibility
- PDN telemetry and onboard analytics across the silicon lifecycle
-
10G Base T Ethernet PHY
- CAD Proven database
- Ready to go for fabrication and characterization
- ASIC volume production ( in future)
-
LPDDR5X/5/4X PHY IP on TSMC N3P
- Low latency, small area, low power
- Compatible with JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs up to 8533 Mbps
-
Audio Sample Rate Converter
- Studio-Grade Audio Quality
- Scalable and Efficient
- Fast Synchronization
-
Lightweight Root-of-Trust
- Rapidly implement secure boot and attestation capabilities without significant area, cost, or complexity overhead.
- Prevent malicious software attacks, unauthorized access, and firmware tampering to safeguard critical device functionality.
-
2kx8 Bits OTP (One-Time Programmable) IP, TSM- 40ULP 1.1/2.5V Process
- Small IP size
- Low program voltage/current
- Low read voltage/current
-
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
- Ultra Low Standby Current
- .72V to .88V
- Internal Bist Mux
Top Silicon IP
-
1
TSMC GF LVDS Tx/Rx with optional CMOS I/O
-
2
1Kbyte Embedded EEPROM with configuration 64p8w16bit
- SMIC EEPROM CMOS 0.18 um
- 1Kbyte of available memory 16(bit per word) x 8(words per page) x 64(pages) bit
-
3
SPI Slave To AHB Bridge IP
-
4
UHF RFID tag IC with 512bit EEPROM and -19dBm sensitivity
-
5
MIPI SPMI Controller or Target
- MIPI-SPMI v2.0 Master or Slave
- Supports HS and LS device classes
- Serial clock frequencies from 32kHz to 26MHz
-
6
NVM EEPROM NeoEE in MagnaChip (180nm, 130nm)
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP Catalog
























