Search for Silicon IP

I3C Host Controller v1.2

• Compliant with MIPI I3C Specification v1.2
• Compliant with MIPI I3C HCI Specification v1.1
• Supports up to 12.5 MHz operation using Push-Pull

AV1/HEVC/AVC/VP9 Video Decoder HW IP 8K30fps@500MHz

• High-quality encoding
• Improved bandwidth efficiency
• Low delay encoding

MIPI C-PHY v2.0 D-PHY v2.1 RX for TSMC N6

• Compliant with the MIPI D-PHY specification, v2.1
• 4 Lanes in D-PHY mode up to 6.5Gb/s per lane
• Compliant with the MIPI C-PHY specification, v2.0

Safety Enhanced General Purpose Neural Processing Unit (NPU)

• Hybrid Von Neuman + 2D SIMD matrix architecture
• 64b Instruction word, single instruction issue per clock
• 7-stage, in-order pipeline

Logic based Hardware Root-of-Trust - Physical Unclonable Function (PUF)

• Secure provisioning
• Secured identities
• High entropy seeds

On-Die PDN Analyzer for Transistor-Level Visibility and Telemetry

• Transistor-level PDN visibility
• PDN telemetry and onboard analytics across the silicon lifecycle

10G Base T Ethernet PHY

• CAD Proven database
• Ready to go for fabrication and characterization
• ASIC volume production ( in future)

LPDDR5X/5/4X PHY IP on TSMC N3P

• Low latency, small area, low power
• Compatible with JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs up to 8533 Mbps

Audio Sample Rate Converter

• Studio-Grade Audio Quality
• Scalable and Efficient
• Fast Synchronization

Lightweight Root-of-Trust

• Rapidly implement secure boot and attestation capabilities without significant area, cost, or complexity overhead.
• Prevent malicious software attacks, unauthorized access, and firmware tampering to safeguard critical device functionality.

2kx8 Bits OTP (One-Time Programmable) IP, TSM- 40ULP 1.1/2.5V Process

• Small IP size
• Low program voltage/current
• Low read voltage/current

Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)

• Ultra Low Standby Current
• .72V to .88V
• Internal Bist Mux

IEEE 802.3cg® 10BASE-T1S Digital Controller

• Silicon-Proven
• Fully characterized
• EMI tested (in combination w/ CT25203)
• In mass production

Power Deliver Network Monitoring and Droop Detection

• Programmable
• Process Portable
• Silicon Lifecycle Analytics

112Gbps XSR SerDes IP on TSMC 12nm

AI accelerator (NPU) IP - 32 to 128 TOPS

• Performance efficient 18 TOPS/Watt
• 36K-56K MACS
• Multi-job support

Standard Cell Library in TSMC (12nm~180nm)

Temperature Sensor

USB 2.0 PHY GlobalFoundaries 12nm, 22nm, 28nm, 40nm

DVB-RCS2 Turbo Decoder

Ceva-Waves Bluetooth 5.2 dual mode Baseband Controller

IEEE 802.3cg® 10BASE-T1S Analog Front-End

OPEN Alliance TC14 10BASE-T1S PMD Controller

• Low Power consumption meeting OPEN Alliance TC10 requirement in sleep mode
• VCC supply 3.3V supply (±10%)
• VIO supply 2.5V or 3.3V (±10%)

OPEN Alliance TC6 10BASE-T1S MACPHY Interface

• Compliant to the OPEN Alliance TC6 Serial 10BASE-T1x MACPHY Interface specifications