English
PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
You are here:
Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Ultra-low latency UCIe controller for standard industry chiplet interoperability on streaming, PCIe, and CXL protocols
The Cadence UCIe™ Controller is a high-bandwidth, low-power and low-latency die-to-die solution that enables multi-die system in package integration for high performance compute, AI/ML, 5G, automotive and networking applications.
The Cadence UCIe™ Controller is a high-bandwidth, low-power and low-latency die-to-die solution that enables multi-die system in package integration for high performance compute, AI/ML, 5G, automotive and networking applications.
View Universal Chiplet Interconnect Express (UCIe 1.0) Controller full description to...
- see the entire Universal Chiplet Interconnect Express (UCIe 1.0) Controller datasheet
- get in contact with Universal Chiplet Interconnect Express (UCIe 1.0) Controller Supplier
Block Diagram of the Universal Chiplet Interconnect Express (UCIe 1.0) Controller
