Power & area optimized: 2–3-stage, single-issue pipeline, as small as 13.5k gates
- Verification IP Catalog >
- Memory >
- DRAM >
- DDR
GDDR3 DFI Verification IP
View GDDR3 DFI Verification IP full description to...
- see the entire GDDR3 DFI Verification IP datasheet
- get in contact with GDDR3 DFI Verification IP Supplier