English
MIPI CSI2 rev 2.0 transmitter/controller for FPGA, with 8 lanes and 2.5Gbps per lane
You are here:
- Verification IP Catalog >
- Memory >
- DRAM >
- HBM
HBM Memory Model
HBM Memory Model provides an smart way to verify the HBM component of a SOC or a ASIC. The SmartDV s HBM memory model is fully compliant with standard HBM Specification and provides the following features. Better than Denali Memory Models.
View HBM Memory Model full description to...
- see the entire HBM Memory Model datasheet
- get in contact with HBM Memory Model Supplier