English
MIPI CSI2 rev 2.0 transmitter/controller for FPGA, with 8 lanes and 2.5Gbps per lane
You are here:
LPDDR4 DFI Verification IP
LPDDR4 DFI Verification IP provides an smart way to verify the LPDDR4 DFI component of a SOC or a ASIC. The SmartDV s LPDDR4 DFI Verification IP is fully compliant with standard DFI Specification and provides the following features.
View LPDDR4 DFI Verification IP full description to...
- see the entire LPDDR4 DFI Verification IP datasheet
- get in contact with LPDDR4 DFI Verification IP Supplier