English
DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
You are here:
PCIe Gen 3 Verification IP
The PCI-e 3.0 Verification IP provides an effective & efficient way to verify the components interfacing with PCI-e 3.0 interface of an IP or SoC.
The PCI-e 3.0 VIP is fully compliant with standard PCI Express® Base Specification Revision 3.0. This VIP is a light weight VIP with easy plug-andplay interface so that there is no hit on the design cycle time.
The PCI-e 3.0 VIP is fully compliant with standard PCI Express® Base Specification Revision 3.0. This VIP is a light weight VIP with easy plug-andplay interface so that there is no hit on the design cycle time.
View PCIe Gen 3 Verification IP full description to...
- see the entire PCIe Gen 3 Verification IP datasheet
- get in contact with PCIe Gen 3 Verification IP Supplier
Block Diagram of the PCIe Gen 3 Verification IP Verification IP
