English
PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
You are here:
QSPI (Quad Serial Peripheral Interface) Verification IP
QSPI (Quad Serial Peripheral Interface) VIP can be used to verify Master or Slave device following the QSPI basic protocol.It can work with Verilog HDL environment and works with all Verilog simulators that are support SystemVerilog.
View QSPI (Quad Serial Peripheral Interface) Verification IP full description to...
- see the entire QSPI (Quad Serial Peripheral Interface) Verification IP datasheet
- get in contact with QSPI (Quad Serial Peripheral Interface) Verification IP Supplier