English
PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
You are here:
Verification IP AMBA AHB
UST Global VIP for AHB provides a comprehensive set of verification, methodology and protocol features, thus enabling designers to achieve a faster convergence & closure of AHB designs. AHB VIP is implemented in System Verilog and UVM and is capable of running on all standard simulators. The VIP can be configured, integrated with minimal effort, at the same time, providing a lot of customization.
View Verification IP AMBA AHB full description to...
- see the entire Verification IP AMBA AHB datasheet
- get in contact with Verification IP AMBA AHB Supplier
Block Diagram of the Verification IP AMBA AHB Verification IP
