PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
D&R Industry Expert Blogs
This section features posts from around the Web by authors with passion, integrity, authority, and community support in the IP / SoC industry.
Archives (October 2025)



