TSMC Calls for New EDA Paradigm
Rick Merritt, EETimes
2/6/2017 01:45 PM EST
SAN FRANCISCO – Engineers need a new class of tools to keep up with the complexity of designing today’s semiconductors, said a keynoter at the International Solid State Circuits Conference (ISSCC) here Monday (Feb. 6). Separate tools need to target today’s four major markets using new techniques and assumptions including machine learning, said Cliff Hou, vice president of R&D at TSMC.
“We need a new design paradigm to overcome chip design challenges,” said Hou. “It’s time for us to evolve our design paradigm, we’ve only covered a small portion of” the design space, he said.
|
|
E-mail This Article |
|
Printer-Friendly Page |
|
||||||
Related News
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- EDA toolset parade at TSMC's U.S. design symposium
- TSMC's 3-nm Push Faces Tool Struggles
- Synopsys and TSMC Collaborate to Jumpstart Designs on TSMC's N2 Process with Optimized EDA Flows
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design






