English
1.6T Ultra Ethernet IP Solution with PHY, Controller and Verification IP
Plans start for TSMC 2nm fab
By Peter Clarke, eeNews Europe (July 01, 2021)
Taiwan's Ministry of Science and Technology has discussed environmental issues around a proposed expansion of TSMC's Hsinchu operations to house a 2nm wafer fab.
The details of the meeting held online were reported by Taiwan's Commercial Times.
The Hsinchu Science Park Baoshan Land Expansion Project Phase II is considering the environmental impact and mitigation activities for an expansion of Baoshon to provide for expansion of TSMC's 2nm manufacturing capacity.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- TSMC Plans New Fab for 3nm
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- Intel, TSMC to detail 2nm processes at IEDM
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design