|
| |
IP / SOC Products News
-
Dolphin Integration launch a three-phase configuration of Analog Front-End with 20 bit sensitivity for Smart Metering (Friday Aug. 19, 2011)
Dolphin Integration offers a three-phase Analog Front-End reaching the highest performances: up to a class of 0.1 and a large range of 1/2000, with 20 bits of sensitivity.
-
Posedge Announces ONFI-3.0 compliant Universal Flash Controller IP Core (Wednesday Aug. 17, 2011)
Posedge has expanded its IP portfolio by announcing the availability of ONFI-3.0 compliant Universal Flash Controller (UFC).
-
Microsemi Announces IEEE 1588 Precision Time Protocol IP and Reference Design on SmartFusion cSoC Devices (Tuesday Aug. 16, 2011)
Microsemi today announced the availability of IP and a reference design for IEEE 1588 Precision Time Protocol (PTP) on its SmartFusion(R) customizable system-on-chip (cSoC) devices.
-
Alvand Technologies Announce tape-out of its compact, low-power Wireless MIMO Analog Front End in 40nm (Wednesday Aug. 10, 2011)
Alvand’s Wireless MIMO AFE at the 40nm process node represents the fourth generation of this proven IP technology, which has already been implemented in 130nm, 90nm and 65nm processes across multiple foundries.
-
Northwest Logic and Avery Design Systems Successfully Team on PCI Express 3.0 Solutions (Monday Aug. 08, 2011)
Northwest Logic Inc., a leader in high-performance digital IP Cores, and Avery Design Systems, a leader in Verification IP (VIP) solutions, today announced Northwest Logic’s Expresso 3.0 solutions for PCI Express® (PCIe®) for Endpoint, Root Complex, and Switch have been fully verified and deployed to customers based on Avery’s PCI-Xactor verification models and compliance testsuites.
-
Orca Systems Announces the Launch of DRBT, a Dual Mode Bluetooth RF and Modem Intellectual Property (IP) Core (Wednesday Aug. 03, 2011)
Orca Systems announced today the launch of DRBT, a dual mode Bluetooth® RF plus modem IP core, providing customers with revolutionary reductions in silicon area, low power and exceptional radio performance.
-
Microsemi Announces Availability of Intrinsic-ID's Security IP on Its Flash-Based cSoCs, FPGAs and Development Boards (Wednesday Aug. 03, 2011)
Microsemi today announced the immediate availability of Intrinsic-ID's Quiddikey security IP on its flash-based devices and development board including the SmartFusion(R) customizable system-on-chip (cSoC), as well as ProASIC(R)3, IGLOO(R) and Fusion FPGAs.
-
Sidense Completes TSMC IP9000 Assessment for SiPROM NVM IP and Attains more than 70 Customer Licenses in the Last 12 Months (Tuesday Aug. 02, 2011)
Sidense 130nm SiPROM one-time programmable (OTP) memory macros meet all of TSMC's IP9000 Assessment requirements and garner acceptance across an increasing number of application segments
-
Analog Bits Low Jitter LC Tank PLL IP Targets Ultra High End Networking, Cloud Computing SoC's (Tuesday Aug. 02, 2011)
Analog Bits today announced immediate availability of a new high-precision, low jitter LC Tank PLL IP for System-on-Chip (SoC) applications running at 100 Gigabits per second (Gbps) and above data transfer rates.
-
CAST Releases Royalty-Free 32-bit BA22 Processor Cores for Embedded Systems (Thursday Jul. 28, 2011)
CAST, Inc. is shipping new 32-bit processor IP cores based on the BA22 design sourced from Beyond Semiconductor. Engineered to provide high performance using little silicon area, the pipelined 32-bit RISC BA22 architecture delivers 1.41 DMIPS/MHz, with frequencies from 50 MHz to over 300 MHz, using from 12,000 to 38,000 gates, and requiring just 0.023 mW/MHz (in a 65nm process).
-
Inicore Introduces Enhanced Controller Area Network IP Core (Wednesday Jul. 27, 2011)
The CANmodule-IIIx is the next generation of Inicore's silicon proven CANmodule-III core. It contains new features such as an increased number of message objects, an AMBA 3 APB compliant bus interface, and single-shot transmission (no message retransmission upon a bus error).
-
MOSAID Demonstrates Production-Ready 256Gb HLNAND Flash Memory Device (Wednesday Jul. 20, 2011)
MOSAID Technologies Inc. (TSX:MSD) today announced that it has engineered a production-ready 256Gb HLNAND(TM) (HyperLink NAND) Flash memory semiconductor chip.
-
eMemory Offers eNVM IP in TSMC 80nm High-Voltage Technology (Wednesday Jul. 13, 2011)
eMemory’s one-time programmable memory, NeoBit, has been qualified in TSMC’s 80nm high-voltage (HV) technology, and has been successfully incorporated in customers’ products of high-definition (HD) display driver ICs for next-generation smartphones.
-
Gennum Snowbush IP Group Launches New Multi-Standard PHY IP Platform on TSMC 28nm (Tuesday Jul. 12, 2011)
Gennum Snowbush IP group today announced the availability of its third generation of silicon-proven Multi-Standard (MS) PHY IP Platform on TSMC 28nm.
-
Microtronix Introduces Camera Link IP Core Solution for Altera's Cyclone FPGAs (Friday Jul. 08, 2011)
Microtronix introduces a new Camera Link IP Core for supporting all three performance tiers: base, medium and full configurations.
-
Dolphin Integration's flexible audio converters allow minimum cost with the freedom of the Analog Front-End to be on a separate die (Friday Jul. 08, 2011)
For high volume applications, such as portable devices, cost reduction is a main concern when designing a System-on-Chip. Dolphin Integration emphasis on Flexible IP addresses these concerns for its audio converters through a two-pronged offering.
-
Innovative Logic announces free licensing of their USB 3.0 SuperSpeed IP (Wednesday Jul. 06, 2011)
Innovative Logic announced today they will start free licensing their USB3.0 Device Controller IP for prototyping purposes.
-
Lattice Announces First PCI Express 2.0 Compliant Low Cost FPGA (Tuesday Jul. 05, 2011)
Lattice today announced that its LatticeECP3 FPGA family is compliant with the PCI Express 2.0 specification at 2.5Gbps. The LatticeECP3 FPGA and its PCI Express (PCIe) IP core passed PCI-SIG PCIe v2.0 compliance and interoperability testing for 1- and 4-lane configurations
-
Cosmic Circuits M-PHY Silicon Proven in 40nm (Monday Jul. 04, 2011)
Cosmic Circuits today announced the immediate availability of its silicon-proven MIPI® Alliance M-PHYSM solution in 40nm.
-
MTI Radiocomp enables 'base station on a chip' with JESD-solution (Monday Jul. 04, 2011)
MTI Radiocomp continues to innovate and drive forward the global evolution of mobile broadband technology with today’s release of the company’s latest IP Core solution for JESD204A/B-enabled devices.
-
Digital Blocks Introduces the DB9100 BitBLT / 2D Graphics Engine Verilog IP Core Family for Accelerated Graphics Display Applications (Friday Jul. 01, 2011)
The DB9100 BitBLT / 2D Graphics Engine IP Core accelerates graphics development for ASIC, ASSP, & FPGA design teams, while off-loading the graphics function from the main Processor and enhancing software developer productivity.
-
videantis announces 40nm low-power silicon success with multi-core, multi-standard video processing solution (Wednesday Jun. 29, 2011)
videantis GmbH has successfully realized a multi-core, multi-standard high-definition (HD) video processing solution in the most advanced high-performance 40nm low-power CMOS technology together with Infineon Technologies (now Intel Mobile Communications).
-
Aizyc Technology unveils hardware DRM solution with HDCP 2.0 IP Core for multimedia SoCs (Wednesday Jun. 29, 2011)
The HDCP IP Core offers out of the box solution for SoC designers to integrate it with minimal tweaking. The IP comes with supporting firmware in µC/OS-II, ThreadX and Linux.
-
Kilopass Embedded Non-Volatile Memory IP Selected For SMIC 55nm CMOS Logic Processes (Tuesday Jun. 28, 2011)
Kilopass is expanding its one-time programmable (OTP) NVM product offering to SMIC’s 55 nanometer (nm) logic CMOS process. Kilopass has already successfully taped out in SMIC’s 65nm process.
-
Synopsys Announces Immediate Availability of Reprogrammable Non-Volatile Memory IP in 180-nm CMOS Process Technology (Monday Jun. 27, 2011)
DesignWare AEON Embedded Non-Volatile Memory IP Improves Electrical Performance and Lowers Integration Risk for Wireless and Analog SoC Designs
-
Evatronix Releases USB 2.0 High Speed PHY to Complement its USB Offering (Monday Jun. 27, 2011)
Evatronix announced today the introduction of a USB High Speed PHY IP that will complement the long-existing suite of USB 2.0 Device and Host controllers.
-
Arasan Chip Systems Introduces MMC/eMMC 4.5 Device and Multi-CardHost Controller IP (Thursday Jun. 23, 2011)
Arasan announced today the introduction of its MMC/eMMC 4.5 Device Controller IP product, and upgrades, to its complete family of Multi-Card Reader (MCR) Host Controllers.
-
Digital Core Design Announces Revolutionary Quad-Pipelined Ultra High Performance 80251/8051 Microcontroller IP Core (Wednesday Jun. 22, 2011)
Digital Core Design released Revolutionary Quad-Pipelined Ultra High Performance DQ80251 core running Dhrystone 2.1 benchmark program up to 56.8 times faster than the original 80C51 at the same clock frequency.
-
PLDA and PerfectVIPs, team up to provide the industry's fastest and most reliable IP/VIP Solution for ASIC Based on the PCI Express 3.0 Specification (Wednesday Jun. 22, 2011)
PLDA and PerfectVIPs today announced that the PLDA XpressRich3™ PCIe 3.0 IP for ASIC will be available pre-verified with the PerfectVIPs Genie-PCIe Verification IP (VIP).
-
Cosmic Circuits tapes out Clocking Solutions in 40nm (Monday Jun. 20, 2011)
Cosmic Circuits, a leading provider of differentiated Analog and Mixed-Signal IP cores, today announced the tape out of its clocking solutions in 40nm.








