D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• Cadence Extends Battery Life and Improves User Experience for Next-Generation Hearables, Wearables and Always-On Devices (Friday Oct. 29, 2021)
  Cadence today announced the Cadence® Tensilica® HiFi 1 DSP, which improves the user experience by delivering breakthrough audio/voice innovation for small battery devices such as TWS earbuds, hearing aids, Bluetooth headsets, smart watches and other wearables.
  
  
• AccelerComm Announces 5G IP with O-RAN Acceleration Abstraction Layer (AAL) Interface (Thursday Oct. 28, 2021)
  AccelerComm's latest product allows swift integration into any 5G Distributed Unit (DU) that supports the O-RAN AAL, enabling operators to select the most appropriate 5G physical layer accelerator cards to maximise flexibility and ease of deployment.
  
  
• Omni Design Announces Availability of LiDAR Receiver Subsystem (Wednesday Oct. 27, 2021)
  Omni Design Technologies, a leading provider of high-performance, ultra-low-power mixed-signal Intellectual Property (IP) solutions, today announced a LiDAR receiver subsystem that is available in FinFET to 28nm process nodes.
  
  
• Synopsys and TSMC Drive Chip Innovation with Development of Broadest IP Portfolio on TSMC N4P Process (Wednesday Oct. 27, 2021)
  Synopsys today announced a collaboration with TSMC to develop a broad portfolio of Synopsys DesignWare® Interface and Foundation IP on the TSMC N4P process.
  
  
• SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHYs for all kind of Portable Memory Storage Devices, making it easy to integrate a wide range of Applications in your products (Wednesday Oct. 27, 2021)
  T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHY IP Cores which are silicon proven in major Fabs and Nodes with High storage capability making it easy to integrate and implement a varied range of applications.
  
  
• QuickLogic Announces First eFPGA IP From Australis IP Generator on UMC 22nm Process (Tuesday Oct. 26, 2021)
  QuickLogic today announced the availability of its first customer-defined eFPGA block from the Australis IP Generator for the UMC 22nm process.
  
  
• videantis processing platform reduces cost, increases flexibility of fail-operational systems (Monday Oct. 25, 2021)
  Today, videantis, a leading supplier of deep learning, computer vision, image processing and video coding solutions, announced availability of its technological platform for fail-operational processing at reduced cost for both smart sensors as well as highly integrated central ECUs.
  
  
• Xiphera expands its AEAD portfolio (Monday Oct. 25, 2021)
  Xiphera has expanded its AEAD portfolio by adding two Intellectual Property (IP) cores, XIP2113B and XIP2113H, to support ChaCha20-Poly1305 in addition to AES-GCM.
  
  
• ISDB-S3 Demodulator IP Core is now available for licensing to STB & TV SoC Manufacturers (Monday Oct. 25, 2021)
  T2MIP, the global independent semiconductor IP Cores & Technology provider, is pleased to announce the licensing of its partners mass production, field proven ISDB-S3 Demodulator IP Core is available for licensing for the integration into TV & STB SoCs.
  
  
• Silex Insight offers low-power embedded video solution for manufacturing and automotive (Thursday Oct. 21, 2021)
  Silex Insight has engineered a hardware solution for easy, low-energy, low-resource compression, and transport of high-quality video in industrial environments. The IP block implements the Colibri video codec and can be easily integrated on all FPGA platforms used in the industry.
  
  
• Cadence Demonstrates IP Test Silicon for PCI Express 6.0 Specification on TSMC N5 Process (Thursday Oct. 21, 2021)
  The 5nm PCIe 6.0 PHY test chip silicon from Cadence demonstrated excellent electrical performance across all PCIe rates. The PAM4/NRZ dual-mode transmitter delivered optimal signal integrity, symmetry and linearity with extremely low jitter.
  
  
• NSCore, Inc. introduces its OTP+ solution to address the IoT market need for an Ultra-Low-Power OTP NVM IP Solution in 40nm (Wednesday Oct. 20, 2021)
  Non-Volatile Memory (NVM) technology is a critical component of the IoT chips built in advanced technologies like 40nm. The NSCore OTP+, One-Time-Programmable Plus, NVM has the unique feature of being able to be re-programmed to address the potential changes in software late in the product development process.
  
  
• Enyx releases nxFramework version 5.4 for subscribers which includes new ULL IP cores and 40G support (Wednesday Oct. 20, 2021)
  This latest release, which is now available to all nxFramework subscribers, features a new 40G MAC/PCS ultra-low latency core and added support for 40G with the Enyx TCP Standard Edition core. Subscribers of nxFramework are now able to build low latency FPGA designs compatible with exchanges that provide 40G native connectivity.
  
  
• eTopus introduces 400G(4x100G) LR IP solution incorporating new FEC & ePHY with combined latency of sub 10ns (Tuesday Oct. 19, 2021)
  eTopus Technology, a pioneer of ultra-high-speed ADC/DSP-based SerDes for wireline applications is proud to introduce its new 400G Long Range (LR) IP solution incorporating Forward Error Correction (FEC) IP and the eTopus DSP-based production-proven SerDes PHY (ePHY) IP with combined latency of sub 10ns.
  
  
• Omni Design Announces Silicon Validated Data Converters on TSMC 16nm Process (Tuesday Oct. 19, 2021)
  Omni Design Technologies, a leading provider of high-performance, low-power mixed-signal Intellectual Property (IP) solutions, today announced the availability of silicon-validated 12-bit 6 Gsps analog-to-digital (ADC) and 12-bit 7 Gsps digital-to-analog (DAC) converters on TSMC’s industry-leading 16nm process.
  
  
• MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies (Tuesday Oct. 19, 2021)
  T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s MIPI RFFE v3.0 Master and Slave Controller IP Cores which are mature, proven and in production chips with High performance and low power consumption support.
  
  
• CrossBar Announces New ReRAM Use for FTP and OTP Memory Applications (Thursday Oct. 14, 2021)
  CrossBar Inc., a leading non-volatile memory technology provider, today announced new applications of its Resistive RAM (ReRAM) technology for use in few-time programmable (FTP) and one-time-programmable (OTP) non-volatile memory (NVM) applications.
  
  
• Alphawave IP announces production availability of new PCIe-CXL solution on TSMC N5 process for storage and broader chiplet market (Wednesday Oct. 13, 2021)
  Alphawave IP, a global leader in high-speed connectivity for the world's leading technology infrastructure, announces production availability of a new 5nm connectivity IP focused on the PCIe-CXL market.
  
  
• Wi-Fi 802.11 ax + Bluetooth LE v5.3 + 15.4 2.4GHz RF Transceiver IP Core in 22nm ULL, available for immediate licensing for IoT applications. (Wednesday Oct. 13, 2021)
  T2MIP is pleased to announce the immediate availability of its’ partners Wi-Fi 802.11 ax + Bluetooth LE v5.3 + 15.4 2.4GHz RF Transceiver IP Core with integrated PA in 22nm ULL is available for immediate licensing for the development of ultra-low power IoT (Internet of Things) connectivity chipsets.
  
  
• MosChip Announces Multi-Protocol Long Range 8G SerDes PHY in 28nm (Tuesday Oct. 12, 2021)
  MosChip Technologies Limited, a semiconductor and system design services company, unveils today a multi-protocol Long Range (LR) 8G SerDes PHY in 28nm. MosChip has over a twenty-year track record in designing semiconductor IP, products, and SoCs for IoT, networking, industrial, and consumer applications.
  
  
• Silex Insight announces record-breaking speed for their ChaCha20-Poly1305 solution - 800Gbps (ASIC) / 100Gbps (FPGA) (Tuesday Oct. 12, 2021)
  Silex Insight announces increased speed for their Chacha20-Poly1305 hardware crypto engine that is geared towards high-throughput applications. The RFC7539-compliant IP core offers customers future-proof authenticated encryption between highly networked applications, for example in IoT or cloud computing.
  
  
• CFX announces commercial availability of anti-fuse OTP technology on 40nm Logic process (Monday Oct. 11, 2021)
  CFX, the one stop shop of embedded flash memory IP and standalone flash memory IC provider announced today commercial availability of anti-fuse OTP technology on 40nm Logic process.
  
  
• 10/100/1000 Gigabit Ethernet PHY IP Cores including MAC Controller is available for immediate licensing for your advanced SOC to drive Data faster and farther (Monday Oct. 11, 2021)
  T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its’ partners GbE (10-100-1000 Base-T) PHY IP Cores which is compliant to IEEE 802.3-2008, IEEE 802.3az and IEEE 802.3u/ab which is silicon proven in major Fabs and Nodes and can also be ported to required Fab and Node.
  
  
• intoPIX releases RTP Packetization IP-cores for JPEG XS Video Encapsulation over SMPTE 2110-22 (Friday Oct. 08, 2021)
  The IPX-RTP-XS IP-cores perform the RTP packetization and depacketization of JPEG XS video streams and can directly interface with the intoPIX JPEG XS codecs, in full compliance with the IETF JPEG XS transport over RTP and the VSF TR08 recommendation.
  
  
• Intel backs RISC-V for Nios FPGA processor (Thursday Oct. 07, 2021)
  Intel's Nios V soft processor for its FPGAs uses the RISC-V: RV32IA architecture with atomic extensions, 5-stage pipeline and AXI4 interfaces.
  
  
• Synopsys Accelerates Multi-Die Designs with Industry's First Complete HBM3 IP and Verification Solutions (Thursday Oct. 07, 2021)
  Synopsys' DesignWare® HBM3 Controller and PHY IP, built on silicon-proven HBM2E IP, leverage Synopsys' interposer expertise to provide a low-risk solution that enables high memory bandwidth at up to 921 GB/s.
  
  
• Interlaken IP Core for high-speed chip-to-chip applications is now available (Thursday Oct. 07, 2021)
  Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores expands its Chip-to-chip Interface IP portfolio by announcing the availability of a high-performance Interlaken IP.
  
  
• OPENEDGES and The Six Semi Announce Silicon Proven LPDDR5/4/4x PHY in Samsung Foundry 14LPP Technology Operating at 6400Mbps (Wednesday Oct. 06, 2021)
  The Six Semiconductor Inc. (TSS) announces today that it has successfully brought up its Samsung Foundry 14LPP LPDDR5/4/4x PHY IP on its test chip, demonstrating performance of 6400Mbps in LPDDR5 mode.
  
  
• Rambus Delivers CXL 2.0 Controller with Industry-leading Zero-Latency IDE (Wednesday Oct. 06, 2021)
  Rambus today announced Compute Express Link™ (CXL) 2.0 and PCI Express® (PCIe) 5.0 controllers now available with integrated Integrity and Data Encryption (IDE) modules. Delivering security at speed in CXL is critical to solving the bandwidth bottleneck in data center infrastructure.
  
  
• EdgeCortix Acquires Multiple Patents for Dynamic Neural Accelerator AI Processor Technology (Tuesday Oct. 05, 2021)
  EdgeCortix Inc. (Tokyo, Japan; CEO: Sakyasingha Dasgupta), the company that enables efficient AI processing at the edge with near cloud-level performance, today announced that it has been granted four patents on their artificial intelligence specific, runtime reconfigurable processor technology.