D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• Low-Power BA21 Processor Core Brings 32-bit Benefits to Embedded Microcontroller Applications (Monday Jun. 03, 2013)
  Beyond Semiconductor and CAST today unveiled the ultra-low power BA21 embedded processor, further expanding the BA2x family of 32-bit processor cores.
  
  
• ARM Targets 580 Million Mid-Range Mobile Devices with New Suite of IP (Monday Jun. 03, 2013)
  ARM announced an optimized IP solution designed to power the 580 million mid-range mobile devices expected over the next two years. The mid-range market is projected to exceed the number of premium smartphones and tablets beginning in 2015. Targeted at the mid-range market, this new suite of ARM IP is optimized for power, performance and die size. Used together, this suite of IP will provide consumers with premium features like virtualization, big.LITTLE processing and GPU compute at mid-range price points.
  
  
• PLDA And IP-Maker Enable High Performance Storage Devices with Integrated PCIe 3.0 Controller with NVM Express IP Core (Friday May. 31, 2013)
  PLDA and IP-Maker today announced a joint solution integrating PLDA’s XpressRICH3 PCIe 3.0 with IP-Maker’s NVM Express (NVMe) IP cores. Cloud computing, video broadcast and high performance computing applications require high bandwith and low latency storage devices such as PCIe SSDs, enabled by the combination of speed and performance provided by PCIe 3.0 and NVMe protocol.
  
  
• Digital Core Design announces D68HC11, HC11 legacy with all peripherals on board (Friday May. 31, 2013)
  Digital Core Design, IP Core provider and System-on-Chip design house, has introduced the D68HC11, which is fully software compatible with Motorola’s HC11. Polish IP Core offers legacy architecture cycle compatible with original microcontrollers, like 68HC11E, 68HC11A, 68HC11D, 68HC11F1, MC68HC11K0 MC68HC(L)11K1, MC68HC(L)11K4, MC68HC11KS2, MC68HC711K4, MC68HC711KS2, MC68HC11KW1.
  
  
• ARM Announces Power-Optimized Dual-Core ARM Cortex-A15 Hard Macro (Wednesday May. 29, 2013)
  ARM today announced the availability of a power-optimized dual-core hard macro implementation of the ARM® Cortex®-A15 processor. The ARM Cortex-A15 implementation provides exceptional power efficiency and is capable of delivering up to 10,000 DMIPS within a constrained mobile power envelope.
  
  
• Dolphin Integration announces a new generation of ultra-dense standard cell library for GSMC 0.18 mm uLL eFlash process (Friday May. 24, 2013)
  Dolphin Integration has released SESAME uHD-BTF, the latest 6-Track architecture of their standard cell family, for cost sensitive designs at GSMC 0.18 mm uLL eFlash process.
  
  
• MOSCAD Design & Automation Achieves New Milestone in Fully Integrated Silicon Oscillators (Thursday May. 23, 2013)
  With the release of its NXO Technology™, MOSCAD Design & Automation has taken a critical step in solving a longstanding problem in the area of integrated timing solutions for quartz replacement. This breakthrough in the field of semiconductors is now silicon proven and shows excellent precision as well as stability over temperature and supply voltage with an accuracy exceeding 1000ppm over -20°C to 85°C while offering very low power consumption (<300µA@50MHz).
  
  
• Praesum Communications Introduces Serial RapidIO Endpoint Core for AMBA 4 AXI4 (Wednesday May. 22, 2013)
  Praesum Communications announces general availability of its Serial RapidIO 2.2 Endpoint Core for ARM AMBA 4 AXI4. Praesum's Serial RapidIO 2x Endpoint IP Core is available in two forms: As Verilog RTL source code or as compiled netlists for Xilinx® 7 series FPGAs.
  
  
• Google TV Devices with Vivante GPU Cores Ready for Android Jelly Bean Update (Monday May. 20, 2013)
  This week during the Google I/O developers conference, Vivante announced product readiness for the latest Android Jelly Bean 4.2.2 operating system update.
  
  
• Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop (Friday May. 17, 2013)
  Synopsys today announced that its DesignWare® PHY and digital controller IP for the PCI-SIG® PCI Express® 3.0 is the first complete solution from a single vendor to pass compliance testing at the first PCI-SIG compliance workshop for PCI Express 3.0.
  
  
• Ultra-Low Latency H.264 Video Encoding Now Available from CAST (Thursday May. 16, 2013)
  The H.264 video encoder IP cores available from semiconductor intellectual property provider CAST, Inc. now feature an option for ultra-low latency video encoding. This enables near-real time video transmission for streaming and wireless video applications, especially when coupled with CAST’s hardware stacks for fast, processor-less video processing.
  
  
• Chip Memory Technology Inc. Emerges from Stealth Mode to Reveal Unique Embedded NV Memory Solution (Tuesday May. 14, 2013)
  Chip Memory Technology Inc. (CMT) has emerged from stealth mode to reveal company details, its latest product, and its most recent design win. Chrontel Inc., a leading provider of video ICs to the global computer and display markets, is licensing CMT’s LogicFlash® embedded non-volatile memory (NVM) technology for volume production in multiple Chrontel products.
  
  
• Aizyc Technology Upgrades its SDXC3.0 Host IP to support up to 7 Devices on SD Shared Bus (Tuesday May. 14, 2013)
  Aizyc has upgraded their Silicon Proven SDXC3.0 host controller IP with “Shared Bus” functionality, allowing users to connect up to 7 SD/SDIO/MMC/eMMC devices on single “Shared Bus” slot.
  
  
• NeoFuse - eMemory's Innovative Anti-fuse eNVM Technology (Wednesday May. 08, 2013)
  eMemory announces an innovative anti-fuse eNVM technology, NeoFuse, targeting for product applications and IC designs with advanced process.
  
  
• Digital Blocks DB9000 TFT LCD Controller IP Core Family Achieves Leadership Across a wide range of applications (Thursday May. 02, 2013)
  The DB9000 TFT LCD Controller IP Core supports LCD panel resolutions from 240x240 up to 8192x8192, with 1,2,4,8,10,16,18,24 and 32-bit bits-per-pixel, both RGB and YCrCb color spaces, 1, 2, & 4 port LVDS interfaces, as well as MIPI DSI, DVI, HDMI, and DisplayPort interfaces.
  
  
• Vivante Demonstrates The First OpenGL ES 3.0 Production Silicon to Successfully Run Rightware Basemark ES 3.0 Benchmark (Wednesday May. 01, 2013)
  Vivante today announced it became the first mobile GPU vendor to publicly and successfully demonstrate Basemark® ES 3.0 in customer silicon.
  
  
• Athena Expands Extensive FFT/DFT Processor Line (Tuesday Apr. 30, 2013)
  The Athena Group today announced the availability of multiple new FFT/DFT processors as well as expanded capabilities within the existing product line. New introductions include low-latency FFT/DFT solutions for LTE applications, with parallel pipelined architectures that process multiple samples every clock.
  
  
• DOLPHIN INTEGRATION announces the best noise and linearity performances on the market of its circuit for space application (Friday Apr. 26, 2013)
  Dolphin Integration demonstrates the excellence of its expertise in design and integration services through the development of a new circuit showing performances never reached. This development was performed in the frame of the preparation of the “Loft mission”, scientific satellite of X-ray detection, in close collaboration with IRAP (Institut de Recherche en Astrophysique et Planétologie) laboratory and CNES (Centre National d’Etudes Spatiales).
  
  
• Digital Core Design Announces New Release of its 8051 (Thursday Apr. 25, 2013)
  The DP8051 is the 5th consecutive uncover of the 8051 IP Cores in Digital Core Design’s portfolio. Unlike the competitive designs, it runs Dhrystone 2.1 benchmark program 11.46 to 15.55 times faster, which means, that this Pipelined RISC architecture executes up to 300 million instructions per second.
  
  
• HDL Design House Introduces JESD204B PCS IP Core (Tuesday Apr. 23, 2013)
  HDL Design House has announced the availability of its JESD204B Physical Coding Sublayer (PCS) IP core (HIP 600), which enables transmission and reception of data via a configurable number of lanes in compliance to JEDEC’s JESD204B specification.
  
  
• S3 Group Announces Latest Release to its RF and Mixed Signal IP Product Guide (Tuesday Apr. 23, 2013)
  S3 Group Announces Latest Release to its RF and Mixed Signal IP Product Guide
  
  
• Chips&Media Announces New Generation HEVC Video Decoder (Tuesday Apr. 23, 2013)
  Chips&Media today introduced the industry’s first hardware HEVC decoder IP core supporting up to Ultra HD resolution. HEVC is claimed to be the most successful video standard in history, reaching 50 percent improvement in bit compression rate compared to the existing H.264/AVC standard while preserving video quality.
  
  
• Arasan Chip Systems Announces the Industry's First SD 4.1 Total IP Solution (Thursday Apr. 18, 2013)
  Arasan announced today the availability of the industry's first SD 4.1 Total IP Solution for engineering and product development of SD 4.1 devices with the UHS-II physical layer interface.
  
  
• VP8 support comes to Imagination's popular PowerVR VXE multi-standard video encoder IP (Thursday Apr. 18, 2013)
  Imagination Technologies announces support for the VP8 video codec in its industry-leading 4K-ready PowerVR E4500MP multi-standard video encoder IP.
  
  
• Vivante Gets Top Score in YOUi Labs GPU Quality Calibration Suite for Rendering Accuracy (Thursday Apr. 18, 2013)
  Vivante announced that YOUi Labs™, an independent Natural User Interface (NUI) and professional services firm that puts visually inspiring and responsive user experiences on interactive TVs, smartphones, and tablets, has given two thumbs up to the GC4000 in image rendering precision and correctness.
  
  
• New Ultra-Efficient Processor Core for Low Power Applications (Wednesday Apr. 17, 2013)
  Andes Technology today announced their newest, ultra power-efficient 32-bit processor series: the AndesCore™ N7. Codenamed "Hummingbird," due to its compact size and energy efficiency, this family of small cores is derived from 8-years research by Andes' Taiwan-based team.
  
  
• ARM and Arteris Extend Partnership to Deliver Additional Interconnect Options to SoC Designers (Wednesday Apr. 17, 2013)
  Arteris access to ARM® Cortex®-A15 and ARM Cortex-A7 microprocessor cores to enhance the success and diversity of ARM technology in mobility and consumer SoCs
  
  
• Evatronix Enhances Its MIPI SLIMbus Device IP with New Customization Options (Tuesday Apr. 16, 2013)
  Evatronix SA introduced today the latest, 6th generation of the MIPI SLIMbus Device IP controller dedicated for low power mobile applications.
  
  
• S3 Group is First to Market with 28nm Power Management IP Products (Tuesday Apr. 16, 2013)
  S3 Group today announced an industry first, the availability of silicon proven Power Management IP on 28nm process technology. S3 Group is now sampling 28nm DCDC and Power on Reset IP cores.
  
  
• Dolphin Integration introduces first successful complete IP offering for Power Metering applications (Monday Apr. 15, 2013)
  Dolphin Integration rolls out for Smart Grid applications a complete subsystem: the first Silicon IP combining a Mixed-signal Front End (MFE) with a Power and energy Computation Engine (PCE).